Repository navigation

#

fpga-soc

An Open-source FPGA IP Generator

Verilog
982
5 天前

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

SystemVerilog
604
5 年前

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:junning.wu@ia.ac.cn

230
7 年前

An AXI4 crossbar implementation in SystemVerilog

SystemVerilog
168
2 个月前

A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)

Python
150
6 年前

An Open Source configuration of the Arty platform

Verilog
131
2 年前

The Task Parallel System Composer (TaPaSCo)

Verilog
111
3 个月前

Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL

Verilog
110
3 年前

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

SystemVerilog
107
6 年前

PYNQ example of using the RFSoC as a QPSK transceiver.

VHDL
105
2 年前

Yet Another RISC-V Implementation

Roff
96
1 年前

Z80 CPU for OpenFPGAs, with Icestudio

Assembly
83
1 年前

RFSoC Spectrum Analyser Module on PYNQ.

VHDL
83
1 年前
C++
78
7 年前
Verilog
68
2 天前

SoftCPU/SoC engine-V

Verilog
54
5 个月前

Partial implementation of Knuth's MMIX processor (FPGA softcore)

C
53
4 个月前